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Abstract
Design-oriented boundary conditions for subharmonic oscillations are of great interest recently.
Based on a subharmonic oscillation boundary condition reported in a PhD thesis more than a
decade ago, extended new boundary conditions are derived in closed forms for general switching
DC-DC converters. Sampled-data and harmonic balance analyses are applied and generate equiv-
alent results. It is shown that the equivalent series resistance causes the boundary conditions for
voltage/current mode control to have similar forms. Some recently reported boundary conditions
become special cases in view of the general boundary conditions derived. New Nyquist-like design-
oriented plots are proposed to predict or prevent the occurrence of the subharmonic oscillation.
The relation between the crossover frequency and the subharmonic oscillation is also analyzed.
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1 Introduction
Most power electronics textbooks [1, for example] devote two separate chapters on voltage mode
control (VMC) and current mode control (CMC). For CMC, a separate slope-based design is used
to avoid subharmonic oscillation. In switching DC-DC converters, three typical local instabilities
[2] are subharmonic oscillation (period-doubling bifurcation, fast-scale instability), saddle-node
bifurcation [3] (jump or multiple-solution instability), and Neimark-Sacker bifurcation (slow-scale
instability). Generally, most averaged models can predict the saddle-node bifurcation and the
Neimark-Sacker bifurcation [3], but not the subharmonic oscillation unless the sampling effects are
considered as in [4, 5, 6].
The subharmonic oscillation is known to occur when a sampled-data pole crosses -1 in the
complex plane [2]. Some numerical boundary conditions of subharmonic oscillation based on sim-
ulations have been reported [7, for example]. Note that, here, the boundary condition means the
critical condition in the converter parameter space, not about the well known critical eigenvalue at
-1 in the complex plane. The boundary conditions define the subharmonic oscillation boundaries in
the parameter space to separate stable and unstable regions. The numerical boundary conditions
have limited usages for the converter design. Boundary conditions in closed-forms would greatly
facilitate the converter design, because the quantitative effect of each relevant converter parameter
can be clearly seen. Therefore, design-oriented boundary conditions for subharmonic oscillation are
of great interest recently. For example, in [1, 8], the boundary condition for CMC with the voltage
loop open is derived. In [9], a boundary condition in terms of ripple amplitude for a buck converter
with a proportional-integral (PI) controller is derived. The PI controller used has only one pole
and one zero. These boundary conditions do not consider the effect of equivalent series resistance
(ESR).
In [10], a unified VMC/CMC block diagram model is proposed, and a general closed-form
boundary condition for the subharmonic oscillation is derived based on sampled-data analysis.
Here, the term “unified” is used because the model is applicable to both VMC and CMC, and
the term “general” is used because the boundary condition is applicable to all types of switching
DC-DC converters of any system dimension under various control schemes. Although the general
boundary condition was published in a PhD thesis [10] more than a decade ago, it was not published
elsewhere and was not applied to various converters. It is reported here because some of recent
results [9, 11] associated with the subharmonic oscillation can be explained in terms of the general
boundary condition.
In this paper, based on the general boundary condition, extended design-oriented boundary
conditions are derived. The boundary conditions in [1, 8] for CMC with the voltage loop open and
the boundary conditions in [9] for a buck converter with a PI controller become special cases in
view of the general boundary condition. Additionally, the general boundary condition is extended
for various converters under various control schemes. For example, it is extended to CMC with the
voltage loop closed, average current mode control (ACMC) with a type II controller, and VMC with
a type III controller. The type II or type III controller, popular in power electronics industry, has an
integrator to improve the steady-state regulation and has more poles and zeros than a PI controller.
The derived boundary conditions show the effects of various converter parameters, such as ESR,
loading resistance, feedback gain, and pole/zero locations. It will be shown that the ESR causes the
boundary conditions for VMC and CMC to have similar forms. For example, it is well known that
the boundary condition for CMC has a term D − 1/2, where D is the duty cycle. It is also known
[9] that the boundary condition for VMC has a term 1 − 2D + 2D2. It will be shown that, with
ESR, the boundary condition for VMC or CMC has both terms of D− 1/2 and 1− 2D+2D2. The
derived boundary conditions in this paper are expressed in terms of signal slopes, instead of signal
amplitude as in [9]. The slope-based boundary conditions agree coherently with the traditional
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slope-based analysis for CMC. The boundary conditions can be also expressed in terms of other
parameters, such as signal instantaneous slope, the source voltage or the compensating ramp slope,
for example. It has been reported in [12] that the subharmonic oscillation is unrelated to the ripple
amplitude for a converter under ACMC. It has also been reported in [13] that a converter can be
stabilized by a compensating ramp with increased instantaneous slope but with similar amplitude.
The analysis of subharmonic oscillation becomes simpler because of the derived closed-form
boundary conditions. For a converter under a particular control scheme, once the converter is
expressed in terms of the unified VMC/CMC block diagram model, the boundary condition for
that particular control scheme can be readily obtained. For example, V 2 control [11] is of great
interest recently because of its fast response. It will be shown that the boundary condition for V 2
control can be easily obtained under the general modeling approach proposed in this paper.
Although sampled-data analysis [14, 15, 16, 17] has been known for many decades, the approach
used here is different. First, traditional sampled-data analysis relies heavily on numerical analysis
to obtain the steady-state solutions and the associated pole stabilities, which gives little insights
for the converter design. In this paper, the emphasis is on the closed-form boundary conditions
in the parameter space. The effect of each converter parameter can be clearly seen. Second,
traditional sampled-data analysis generally starts from an approximate sampled-data model, where
the accuracy would be lost at the beginning. In this paper, an exact sampled-data model is used
to derive the boundary conditions which preserve the accuracy and are gradually simplified into
various forms.
Harmonic balance modeling [10, 18, 19, 20] is a complimentary approach to analyze subharmonic
oscillations in switching converters [10, 20]. The modeling approach proposed in [10, 20] is further
extended to analyze various control schemes and to derive similar boundary conditions as in the
slope-based sampled-data analysis. This paper is originally planned in two parts (sampled-data
slope-based analysis and harmonic balance analysis) because of its lengths. However, these two
modeling approaches complement and corroborate each other. Both are presented here in a single
paper for better cross reference. Note that this paper focuses on the sampled-data slope-based
analysis. For some instances, harmonic balance analysis provides additional perspectives on the
effects of some particular converter parameters. In this paper, the harmonic balance analysis is
applied only to the buck converter. Similar analysis can be applied to other converters. Also note
that this paper focuses only on the continuous conduction mode (CCM).
The contributions along with the conclusion are stated at the end of the paper. The remainder
of the paper is organized as follows. In Section 2, the operation of VMC and CMC is modeled
in a single unified block diagram. In Section 3, steady-state analysis and small-signal analysis are
presented. In Section 4, general subharmonic oscillation boundary conditions for buck and boost
converters are derived. In Sections 5 and 6, the sampled-data slope-based analysis and the harmonic
balance analysis are applied respectively to analyze various control schemes. In Sections 7 and 8,
prediction of subharmonic oscillation based on the loop gain and crossover frequency are analyzed.
2 Brief Review of Voltage/Current Mode Control Operation
The operation of a general switching DC-DC converter in CCM under either VMC or CMC can
be described exactly by a unified block diagram model [10, 21, 22] shown in Fig. 1. A unique
aspect about Fig. 1 is that the ramps in VMC and CMC are represented by the same h(t). The
operation of VMC and CMC is briefly reviewed here to make this paper self-contained. The control
(reference) signal vr controls the output voltage vo in VMC, and controls the peak inductor current
iL in CMC. Denote the source voltage as vs. In the model, A1, A2 ∈ RN×N , B1, B2 ∈ RN×2,
C,E1, E2 ∈ R1×N , and D ∈ R1×2 are constant matrices, where N is the system dimension. For
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S1 :
{
x˙ = A1x+B1u
vo = E1x
S2 :
{
x˙ = A2x+B2u
vo = E2x
Switching
Decision
❄
Switch to S1 or S2
✲ vo
✛
y = Cx+Du
✛ clock
✛ h(t) = Vh( tT mod 1)
✲u = ( )
vs
vr
Figure 1: Unified VMC/CMC block diagram model for a switching converter in CCM
h(t)
y(t)
Switch
S2 S1 S1S1 S2S2
Figure 2: Waveforms for voltage mode control
example, N = 5 for a buck converter with a type III compensator. Within a clock period T , the
dynamics is switched between two stages, S1 and S2. Switching occurs when the ramp signal h(t)
intersects with the compensator output y := Cx + Du ∈ R. Denote the ramp amplitude as Vh,
and denote the switching frequency as fs := 1/T and let ωs := 2pifs.
Typical signal waveforms for VMC and CMC are shown in Fig. 2 and Fig. 3, respectively.
In Fig. 3, the ramp has a positive slope, instead of a negative slope as commonly seen in most
literatures, in order to be consistent with VMC. Other control schemes (average current mode
control, for example) also fit the model of Fig. 1.
3 Brief Review of Steady-State and Small-Signal Analysis
Steady-state analysis and small-signal analysis are briefly reviewed here to make this paper self-
contained. The periodic solution x0(t) of the system in Fig. 1 corresponds to a fixed point x0(0) in
the sampled-data dynamics. A typical periodic solution x0(t) is shown in Fig. 4, where x˙0(d−) =
A1x
0(d) +B1u and x˙
0(d+) = A2x
0(d) +B2u denote the time derivative of x
0(t) at t = d− and d+,
respectively. Let y0(t) = Cx0(t) +Du. In steady state, y˙0(t) = Cx˙0(t). Let the steady-state duty
cycle be D and d := DT . Confusion of notations for capacitance C and duty cycle D with the
5
h(t)
Clock
Switch
y(t)
S2 S1 S1S1 S2S2
Figure 3: Waveforms for current mode control
✑✰
 
 
  ✒
◗◗
◗
◗❦
x0(0) x0(d)
x˙0(d−)
x˙0(d+)
Figure 4: A typical periodic solution x0(t) of a DC-DC converter in state space
matrices C and D can be avoided from the context.
In steady state,
x0(d) = eA1dx0(0) +
∫ d
0
eA1σdσB1u (1)
x0(0) = eA2(T−d)x0(d) +
∫ T−d
0
eA2σdσB2u (2)
From (1) and (2), one has
x0(d) = (I − eA1deA2(T−d))−1(eA1d
∫ T−d
0
eA2σdσB2u+
∫ d
0
eA1σdσB1u) (3)
Let B1 := [B11, B12], B2 := [B21, B22] to expand the matrices into two columns. The buck
converter generally has A1 = A2, B21 = 0N×1, and B12 = B22. For A1 and I − eA1T being
invertible, (3) becomes
x0(d) = (I − eA1T )−1A−11 (eA1d − I)B11vs −A−11 B12vr (4)
Generally the controller may include an integrator (with a pole at zero), making A1 and I − eA1T
non-invertible. In that case, the pole at zero can be replaced by a very small number δ, then A1
and I − eA1T are invertible. Therefore, the invertibility of A1 or I − eA1T is not critical and can be
resolved. This statement about invertibility of a matrix is not repeated later.
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At the switching instant t = d, one has y0(d) = Cx0(d) +Du = h(d). Then, from (4),
vs =
h(d) +CA−11 B12vr −Du
C(I − eA1T )−1A−11 (eA1d − I)B11
(5)
The boost converter generally has B1 = B2, then
x0(d) = (I − eA1deA2(T−d))−1(eA1d
∫ T−d
0
eA2σdσ +
∫ d
0
eA1σdσ)B1u := X(d)B1u (6)
Using a hat ˆ to denote small perturbations (e.g., xˆn = xn − x0(0)), where xn is the sampled
state at t = nT . From [10, 21, 23], the linearized sampled-data dynamics is
xˆn+1 = Φxˆn (7)
where
Φ = eA2(T−d)(I − (x˙
0(d−)− x˙0(d+))C
y˙0(d−)− h˙(d) )e
A1d (8)
Although the general methodology of sampled-data analysis has been known in the last three
decades, the closed form expression of (8) was first published in [10, 23], to the author’s knowledge.
The closed form of (8) greatly facilitates the derivation of the boundary conditions discussed next.
4 Subharmonic Oscillation Boundary Conditions
4.1 General Boundary Conditions
The subharmonic oscillation occurs when one eigenvalue of Φ is −1, and det[I+Φ] = 0. A necessary
and sufficient boundary condition for occurrence of subharmonic oscillation is obtained [10, p. 46],
y˙0(d−)− C(e−A2(T−d)e−A1d + I)−1(x˙0(d−)− x˙0(d+)) = h˙(d) (9)
The proof is as follows. Suppose −1 is not an eigenvalue of eA2(T−d)eA1d, then
det[I − Φ] = det[I + eA2(T−d)eA1d] det[I − (I + eA2(T−d)eA1d)−1eA2(T−d) x˙
0(d−)− x˙0(d+)
Cx˙0(d−)− h˙(d) Ce
A1d]
= det[I + eA2(T−d)eA1d][1 −CeA1d(I + eA2(T−d)eA1d)−1eA2(T−d) x˙
0(d−)− x˙0(d+)
y˙0(d−)− h˙(d) ]
det[I +Φ] = 0 requires that the last term (inside the second square brackets) of the last equation
equals to zero, which leads to (9).
One can expand (9) in terms of x0(d),
C(A1x
0(d) +B1u)− C(e−A2(T−d)e−A1d + I)−1((A1 −A2)x0(d) + (B1 −B2)u) = h˙(d) (10)
Note that the condition (9) is valid for both VMC and CMC in this unified modeling approach,
and it is applicable to general switching converters of any system dimension. Also note that in (9),
the left side is related to the ripple slopes (y˙0(d−), x˙0(d−), and x˙0(d+)), and the right side is the
ramp slope h˙(d). As in the popular slope-based boundary condition for the subharmonic oscillation
in CMC, the condition (9) is also slope-based.
The condition (9) can be proved to be equivalent to
y˙0(d+) + C(eA2(T−d)eA1d + I)−1(x˙0(d−)− x˙0(d+)) = h˙(d) (11)
Using which one of (9) or (11) depends on convenience. Since the proof for (9) is given, the proof
for (11) is omitted to save space.
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4.2 Buck Converter
The buck converter generally has A1 = A2, B21 = 0N×1, and B12 = B22. Using (4), the boundary
condition (10) becomes
C[(I − eA1T )−1(eA1d − I) + (I + eA1T )−1]B11 = h˙(d)
vs
(12)
or in terms of vs, which shows the critical value of vs,
V ∗s =
h˙(d)
C[(I − eA1T )−1(eA1d − I) + (I + eA1T )−1]B11 (13)
Subharmonic oscillation is avoided if vs < V
∗
s (if the denominator of (13) is positive as discussed
later). The condition (13) is for the trailing edge modulation [24]. For the leading edge modulation,
a similar condition has been reported in [10, p. 72].
As will be shown later for the VMC buck converter, the curve (13) as a function of d = DT
generally has a minimum at d = T (or equivalently D = 1) with a value
V ∗s |min = V ∗s |d=T =
h˙(d)
C[(I + eA1T )−1 − I]B11 (14)
Then, for vs < V
∗
s |min, the subharmonic oscillation is avoided for all duty cycles.
Based on the assumption that the switching frequency fs = 1/T is much larger than the
absolute value of any eigenvalue of A1, matrix approximations such as e
A1T ≈ I + A1T + A21T 2/2
and (I +A1T )
−1 ≈ I −A1T can be applied. Then, the boundary condition (12) leads to
(
1
2
−D)CB11 − (1− 2D + 2D
2
4
)CA1B11T ≈ h˙(d)
vs
(15)
or in terms of V ∗s ,
V ∗s ≈
h˙(d)
(12 −D)CB11 − (1−2D+2D
2
4 )CA1B11T
(16)
Throughout the paper, all approximate boundary conditions are expressed with the approximation
sign “≈,” and all exact boundary conditions are expressed with the equality sign “=.”
Remarks:
(a) The left side of (15) is a weighted combination of CB11 and CA1B11T . It will be shown
that if the equivalent series resistance (ESR) Rc = 0, CA1B11 dominates in VMC, whereas CB11
dominates in CMC. For Rc > 0, either VMC or CMC has both the terms CB11 and CA1B11T ,
indicating that the subharmonic oscillation conditions for VMC and CMC are closely related. This
result has not been reported.
(b) The boundary condition (15) seems to have a pattern. It is a hypothesis that the exact
boundary condition has the form
C(
∞∑
n=0
δn(D)A
n
1T
n)B11 =
h˙(d)
vs
(17)
where δ0(D) = (1 − 2D)/2, δ1(D) = (−1 + 2D − 2D2)/4, etc., and dδn+1(D)/dD = δn(D). Since
an exact condition as in (12) has been obtained, another exact condition in series expression may
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give additional insights but may be unnecessary. As a side note, δ2(D) = (−D + 3D2 − 2D3)/12
and δ3(D) = (1− 2D2 + 4D3 − 2D4)/48. Note that dδ2(D)/dD 6= δ1(D), but dδ3(D)/dD = δ2(D).
Further research on the series expression of (17) is pursued and will be reported separately.
(c) The condition (12) is an exact condition, whereas (15) is an approximate one. Based on
simulations, if the real controller poles are smaller than ωs/10, the approximate condition (15)
is close to the exact condition (12), and (15) is generally adequate to predict the subharmonic
oscillation. If the real controller poles are greater than ωs/10, using the exact condition (12) gives
more accurate results.
(d) The boundary condition (15) does not require a matrix inverse.
4.3 Boost Converter
The analysis for the boost converter is similar to that for the buck converter. Let Λ(d) := I +
(A1 − (I + e−A2(T−d)e−A1d)−1(A1 − A2))X(d) to simplify the equation. Using (6), the boundary
condition (10) becomes
CΛ(d)B1u = h˙(d) (18)
or in terms of vs,
V ∗s =
h˙(d) − CΛ(d)B12vr
CΛ(d)B11
(19)
Based on (19), it can be proved that, in a boost converter in CCM with proportional feedback VMC
(thus the system dimension N = 2) and with practical converter parameters, the subharmonic os-
cillation does not occur. With different modes or control schemes (with a higher system dimension),
subharmonic oscillations may still occur in a boost converter. For example, subharmonic oscillation
occurs in a boost converter in discontinuous conduction mode [25].
4.4 The “S plot”: a Slope-Based Plot in the Real Domain
Define an “S plot” as a function of D = d/T ,
S(D) := y˙0(d−)− C(e−A2(T−d)e−A1d + I)−1(x˙0(d−)− x˙0(d+)) (20)
=
{
C[(I − eA1T )−1(eA1d − I) + (I + eA1T )−1]B11vs (for the buck converter, from (12))
CΛ(DT )B1u (for the boost converter, from (18))
(21)
Then, from (9), subharmonic oscillation occurs when
S(D) = h˙(d) (22)
The S plot facilitates the converter design to avoid the subharmonic oscillation. For example, if
the ramp slope h˙(d) is large enough such that h˙(d) > S(D), then the subharmonic oscillation is
avoided.
Note that, for the buck converter, S(T ) = C[(I + eA1T )−1 − I]eA1dB11vs ≈ −(CB11/2 +
CA1B11T/4)vs. It will be shown later that, for the VMC buck converter, the maximum of
S(D) is generally S(T ). To avoid the subharmonic oscillation for all duty cycle, a ramp slope
h˙(d) > maxS(D) is required. It may be over-compensating because such a ramp is applied to
avoid the subharmonic oscillation for all duty cycle. To avoid the subharmonic oscillation for a
particular duty cycle, only h˙(d) > S(D) is required.
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4.5 Other Approximate Slope-Based Boundary Conditions
In the analysis above, a (first) approximate slope-based boundary condition (15) is presented.
Other approximation approaches may be applied to derive similar slope-based boundary conditions.
Generally these boundary conditions are close to the first approximate boundary condition (15).
4.5.1 Second Approximate Boundary Condition
With a large switching frequency, (I + eA2(T−d)eA1d)−1 ≈ I/2 − (A1d + A2(T − d))/4. Then the
boundary condition (11) becomes
1
2
(y˙0(d−) + y˙0(d+))− C
4
(A1d+A2(T − d))(x˙0(d−)− x˙0(d+)) ≈ h˙(d) (23)
This condition is also expressed in terms of signal slopes. Then, a similar condition as in (15) can
be obtained.
4.5.2 Third Approximate Boundary Condition under a Large Switching Frequency
Although the switching frequency never reaches infinity, the results obtained under this condition
link very well with the well known stability condition for CMC. Note that this section is presented
here only to illustrate a special case for the boundary condition (9). When the switching frequency
is high, eA1d ≈ eA2(T−d) ≈ I. Then the boundary condition (9) becomes
1
2
(y˙0(d−) + y˙0(d+)) ≈ h˙(d) (24)
Like (12), (24) is also a slope-based condition. In CMC, the (inductor current) slopes y˙0(d−)
and y˙0(d+) and the ramp slope h˙(d) are generally expressed in most textbooks [1, p. 448] as −m1,
m2, and ma, respectively. Then, (24) corresponds exactly to the well known minimum ramp slope
ma = (m2 −m1)/2 required to stabilize the converter.
As a side note, the condition (9) or (24) occurs when Φ has an eigenvalue −1. Similar to the
proof for (9), one can prove that y˙0(d+) = h˙(d) when Φ has an eigenvalue 0, which generally causes
a deadbeat effect. Under CMC, this condition is equivalent to the well known condition m2 = ma
to have a deadbeat effect [1]. Note that y˙0(d+) = h˙(d) is a general condition valid for any control
scheme, not just CMC.
5 Application of Sampled-Data Slope-Based Analysis
Without loss of generality, the sampled-data slope-based analysis is applied to buck converters.
Analysis of Boost converters can be applied similarly. The exact condition (12) and the approx-
imate condition (15) are applied to analyze various VMC/CMC control schemes presented next.
The compensator complexity increases from a simple proportional compensator to a type III com-
pensator. The system dimension N increases from two to five.
5.1 Proportional Voltage Mode Control (PVMC)
Without loss of generality, let the voltage loop have a proportional feedback gain kp. One has y =
kp(vr − vo), as shown in Fig. 5. For designation purpose, this control scheme is called proportional
VMC (PVMC).
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✐vs
+
−
✟ ✲
L
❆✁vd
+
−
Rc
C
R vo
+
−
✻
✐✛ vr+
−
✛kp✛
y
✛ ramp h(t)✑✑
✑
◗
◗
◗
−
+
❄
Figure 5: A buck converter under PVMC
In the power stage, let the state be x = (iL, vC)
′, where iL is the inductor current and vC is
the capacitor voltage. Let the load be R, the inductance be L, the capacitance be C, and the
equivalent series resistance (ESR) be Rc. Let ρ = R/(R +Rc). For Rc = 0, ρ = 1. Then,
A1 = A2 = ρ
[ −Rc
L
−1
L
1
C
−1
RC
]
(25)
B1 = [B11, B12] =
[
1
L
0
0 0
]
, B2 = [B21, B22] =
[
0 0
0 0
]
(26)
E1 = E2 = ρ
[
Rc 1
]
(27)
C = −kpρ[Rc, 1] D = [0, kp]
CB11 =
−kpρRc
L
CA1B11 =
−kpρ2
LC
(1− R2cC
L
) ≈ −kp
LC
For Rc = 0, CB11 = 0 CA1B11 =
−kp
LC
Then, from (16),
V ∗s ≈
4VhLC
ρkpT 2
(
1
4RcC
T
(D − 12) + ρ(1− R
2
cC
L
)(1− 2D + 2D2)
) (28)
≈ 4VhLC
ρkpT 2
(
1
4RcC
T
(D − 12) + (1− 2D + 2D2)
) (29)
For Rc = 0,
V ∗s ≈
4VhLC
kpT 2
(
1
1− 2D + 2D2 ) (30)
In [9], a similar condition (only for Rc = 0) with a minor correction term is obtained. Compared
with (30), (28) has an additional term involving D − 1/2, which is related to CMC when the
subharmonic oscillation occurs as discussed next. For RcC ≪ T , (30) is a good estimate of the
critical source voltage. If the condition RcC ≪ T is not met, (28) will be more accurate than (30).
Both (28) and (30) are functions of D, and D is chosen to meet the required output voltage.
For example, vo ≈ vsD for the open-loop buck converter. Given a value of D, (28) or (30) sets
the maximum value of vs to avoid the subharmonic oscillation. In a closed loop converter, D is
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Figure 6: Plots of (28) (solid line) and (31) (dashed line), and the intersection shows V ∗s . (a)
Rc = 0, (b) Rc = 2 mΩ.
determined by (5), or by the steady-state equation, DVh = kp(vr − vo) = kp(vr − vsD), rearranged
as
vs =
vr
D
− Vh
kp
(31)
For a practical converter, kp is large and vs ≈ vr/D. When the subharmonic oscillation occurs,
both the steady-state condition (31) and the subharmonic oscillation condition (28) (or (30)) need
to be met. Therefore, the intersection of (28) (or (30)) with (31) is the critical source voltage in a
closed loop converter.
Another way without plotting the two curves (28) and (31) to determine the critical value for
the subharmonic oscillation is as follows. One way is to subtract (31) by (28). Another way is to
divide (31) by (28), which leads to an “M plot” as discussed in Sec.7.
Example 1. Consider a PVMC buck converter with kp = 80. The converter parameters are
Vh = 1, vr = 4, fs = 1 MHz, L = 1 µH, C = 100 µF, and R = 2 Ω.
To see the effects of Rc, the curves of (28) and (31) for different values of Rc are also shown in
Fig. 6. The intersection of (28) and (31) determines V ∗s . The converter is stable for those operating
range of D such that the curve (31) is below the curve (28). It can be shown that the curve (28)
is actually almost identical to the curve (13), omitted for brevity.
For Rc = 0, the curves of (28) and (31) are shown in Fig. 6(a), intersecting at (D, vs) =
(0.41, 9.7). The stable operating range of D is [0.41, 1]. Simulation (Fig. 7) with vs = 10 > V
∗
s
shows the subharmonic oscillation as predicted.
For Rc = 2 mΩ, the curves of (28) and (31) are shown in Fig. 6(b), intersecting at two points
(D, vs) = (0.34, 11.85) and (0.89, 4.48). The curve (28) is shifted to the upper-left (because the
term (4RcC/T )(D − 1/2) in (28) becomes significant), and V ∗s is increased to 11.85. Simulation
(Fig. 8) with vs = 12.5 > V
∗
s also shows the subharmonic oscillation as predicted. The stable
operating range of D is [0.34, 0.89]. For vs = 4.44 (and D = 0.89), another subharmonic oscillation
occurs, along with a border-collision bifurcation, because y(t) is out of bounds of h(t). The signal
plot is omitted for brevity. 
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Figure 7: Plots of y(t) and iL(t) (solid lines), and h(t) (dashed line), Rc = 0
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Figure 8: Plots of y(t) and iL(t) (solid lines), and h(t) (dashed line), Rc = 2 mΩ
5.2 V 2 Control: Similar to PVMC
The constant-frequency peak voltage regulator (CF-PVR, as shown in Fig. 9), a type of V 2 control
[11], is proved below to be a special case of PVMC in terms of the boundary condition. In CF-PVR,
the output voltage is sensed (through a voltage divider with a gain of kp), added with a stabilization
ramp h(t), and compared with a reference signal vr to determine the duty cycle. In terms of Fig. 1,
y = vr − kpvo, and the matrices C = −kpρ[Rc, 1] (same as for PVMC) and D = [0, 1].
Since, in terms of Fig. 1, the model is almost the same as PVMC, the boundary condition (29)
for the PVMC buck converter is also applicable to CF-PVR. Assume Rc ≪ R, then ρ ≈ 1. From
(29), the subharmonic oscillation is avoided if
vs <
4VhLC
kpT 2
(
1
4RcC
T
(D − 12) + (1− 2D + 2D2)
) (32)
With the fact that vo = Dvs for the buck converter, one can rearrange (32) as
VhL
kpvoRcT
>
2D − 1
2D
+
T
RcC
(
1− 2D
4D
+
D
2
) (33)
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Figure 9: A buck converter under CF-PVR
which agrees with [11, Eq. 7] (by setting kp = 1) and shows the required ramp amplitude Vh to
stabilize the subharmonic oscillation. Without the ramp (Vh = 0), rearranging (32), subharmonic
oscillation is avoided if
T
RcC
<
1
1
2 +
D2
1−2D
(34)
or, equivalently,
RcC
T
>
1
2
+
D2
1− 2D and D <
1
2
(35)
also agreed with [11, Eq. 5].
Remarks:
(a) The conditions (33) is applicable to both PVMC and CF-PVR, and (34) or (35) is a special
case (Vh = 0) of (33).
(b) D < 1/2 is explicitly required in (35), whereas D < 1/2 is implicitly required in (34).
(c) The subharmonic oscillation for CF-PVR does not necessarily occur at D = 1/2 as claimed
in [26]. Based on (35), if RcC = 5T/8, for example, the subharmonic oscillation occur at D = 1/4.
A single pole is shown in [26, p. 352] to be unstable when D > 1/2, it cannot be a subharmonic
oscillation because a pair of unstable complex poles is required.
5.3 CMC With the Voltage Loop Open
In CMC with the voltage loop open, as shown in Fig. 10, a switching occurs when ic− iL(t) = h(t),
where ic (denoted as vr in Fig. 1) is a peak inductor current control signal. One has y = −iL + ic
and
C = [−1, 0] D = [0, 1]
CB11 =
−1
L
CA1B11 =
ρRc
L2
For Rc = 0, CB11 =
−1
L
CA1B11 = 0
Note that in CMC, CB11 dominates (much greater than CA1B11T in absolute value). Let the ramp
slope be ma = h˙(d), and let the critical (minimum) ramp slope required to stabilize the converter
be m∗a.
Case I: Rc = 0.
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Figure 10: A buck converter under current-mode control with the voltage loop open
For Rc = 0, from (15), subharmonic oscillation is avoided [8] if
ma > m
∗
a ≈
vs
L
(D − 1
2
) (36)
Without the compensating ramp (ma = 0), the converter is unstable for D > 0.5 as the condition
(36) is violated (because the left side of (36) is zero whereas the right side of (36) is positive). The
condition (36) defines the minimum of ma and L, and the maximum of vs and D to avoid the
subharmonic oscillation. For example, the maximum of vs to avoid the subharmonic oscillation is
maL/(D − 1/2), which shows that the stable operation range of the source voltage vs is linearly
proportional to the ramp slope. Adding the compensating ramp not only improves the stability
but also enlarges the operating range of the source voltage (line regulation).
Case II: Rc > 0.
For CMC with Rc > 0, the boundary condition (15) becomes
m∗a ≈
vs
L
(D − 1
2
− ρRcT
L
(
1− 2D + 2D2
4
)) (37)
Compared with (36), (37) has an additional term 1−2D+2D2 related to VMC as discussed above.
Without the compensating ramp (ma = 0), (37) is a quadratic equation of D. Ignoring the second
solution greater than one, the critical value of D when the subharmonic oscillation occurs is
D∗ ≈ 1
2
+
L
RcT
− L
RcT
√
1− R
2
cT
2
4L2
≈ 1
2
+
ρRcT
8L
(for RcT ≪ L) (38)
The subharmonic oscillation is generally believed to occur when D = 1/2 without the ramp.
However, from (38), the ESR extends the operating range of the duty cycle beyond 1/2. Generally,
ρRcT/8L is small, and the instability at D = 1/2 is still a good criterion.
The boundary conditions can be also rearranged in terms of vs. From (36) and (37), for Rc = 0
and Rc > 0, respectively,
V ∗s ≈
VhL
T
(
1
D − 12
) (39)
V ∗s ≈
VhL
T
(
1
D − 12 − ρRcTL (1−2D+2D
2
4 )
) (40)
15
✐vs
+
−
✟ ✲
L
❆✁vd
+
−
Rc
C
R vo
+
−
iL❝
✛
✛ h(t)
✛ ic
−
+
+
✛
✛ clock
❄
R
S
★
★★
❝
❝❝
latch
✲ ✐
✻
vr
kp
✻
−
+
Figure 11: A buck converter under current-mode control with the voltage loop closed
Remarks:
(a) Care should be taken about the direction of instability. In an equality, when the both sides
are divided by a negative number, the inequality sign is reversed. Assume that the ramp is very
small, for D > 1/2, the converter is stable if vs < V
∗
s . For D < 1/2, the converter is stable if
vs > V
∗
s .
(b) Comparing these two equations with (28) and (30) for VMC, one can see that the boundary
conditions for VMC and CMC have very similar forms. Both have the terms D−1/2 and 1−2D+
2D2 for Rc > 0.
5.4 CMC With the Voltage Loop Closed
Without loss of generality, let the voltage loop have proportional feedback kp(vr − vo), as shown in
Fig. 11. One has y = kp(vr − vo)− iL and
C = −[1 + kpρRc, kpρ] D = [0, kp]
CB11 =
−1
L
(kpρRc + 1) CA1B11 =
−kpρ2
LC
(1− R2cC
L
) + ρRc
L2
For Rc = 0, CB11 =
−1
L
CA1B11 =
−kp
LC
The boundary condition (15) rearranged in terms of the critical feedback gain k∗p is
k∗p ≈
maL
vs
+ ρRcT
L
(1−2D+2D
2
4 )−D + 12
ρ2T
C
(1− R2cC
L
)(1−2D+2D
2
4 ) + (D − 12)ρRc
(41)
For a special case Rc = 0, one has
k∗p ≈
maL
vs
−D + 12
T
C
(1−2D+2D
2
4 )
(42)
agreed with [27, Eq. 30]. A larger T/C leads to a smaller k∗p. Also, as D is closer to 1/2,
(1− 2D)/(1 − 2D + 2D2) and hence k∗p become smaller.
Subharmonic oscillation is avoided if kp < k
∗
p. The gain margin to avoid the subharmonic
oscillation is 20 log(k∗p). The gain margin based on traditional averaged analysis generally helps to
avoid the Neimark-Sacker bifurcation, but not the subharmonic oscillation, as shown in the next
example.
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The traditional CMC design is as follows. Choose a ramp slope to ensure the current loop
is stable. Based on an averaged model, one derives the control-to-output transfer function and
designs a voltage loop controller to have enough phase and gain margins. It is possible that even
with current loop designed to be stabilized by the compensating ramp, the subharmonic oscillation
still occurs due to the voltage loop.
Example 2. (Slope-based analysis can predict the critical value of feedback gain k∗p to avoid the
subharmonic oscillation, whereas the averaged models fail to predict it.) Consider a CMC buck
converter with proportional control (compensator transfer function Gc(s) = kp) in the voltage
loop. The converter parameters are fs = 300 kHz, L = 900 nH, C = 990 µF, R = 0.4 Ω, and
vr = 3.34 V. The source voltage is 5.5 V, and the duty cycle D is around 0.6. Since D > 0.5,
the converter is unstable if a compensating ramp is not added. Adding a compensating ramp
ma = m2/2 = vsD/2L = 1.8333× 106 V/s is supposed to stabilize the converter for all duty cycles,
where m2 is the inductor current slope during the off stage. One has Vh = maT = 6.11. However,
with the voltage loop closed, the subharmonic oscillation may still occur even though the current
loop is supposed to be stabilized by the ramp.
The ESR Rc contributes to the output voltage ripple, and hence affects the current loop. Two
cases are simulated: Rc = 5 mΩ and Rc = 0. Simulations show that with Rc = 5 mΩ, the critical
gain k∗p is 237, and with Rc = 0, k
∗
p = 452, which are also confirmed by the exact sampled-data
analysis [21].
Take Rc = 5 mΩ and kp = 237, for example. The signal waveforms indicating (weak) subhar-
monic oscillation are shown in Fig. 12. The steady states are 2T -periodic orbits. The unstable
T -periodic orbit y0(t) = Cx0(t) + Du = kp(vr − vo(t)) − iL(t) (with iL inverted) still exists and
is shown in Fig. 13, along with h(t). If the T -periodic orbit x0(t) is perturbed, it will go to the
stable 2T -periodic orbit shown in Fig. 12. The designed slopes of (on-time inductor current slope)
m1 = (1−D)vs/L and (off-time inductor current slope) m2 = Dvs/L are 2.48×106 and 3.63×106,
respectively. However, ESR Rc contributes to the output voltage ripple, and the actual slopes of
y = kp(vr−vo)−iL shown in Fig. 13 are 5.39×106 and 7.88×106, respectively. Even with increased
ripples, (y˙0(d+) +ma)/(y˙
0(d−) +ma) = −0.84 > −1, and the current loop should be still stable
according to the averaged models. However, the subharmonic oscillation still occurs as shown in
Fig. 12.
The critical gain k∗p can be predicted by (41). From (41), k
∗
p = 223 for Rc = 5 mΩ, and k
∗
p = 468
for Rc = 0, agreed closely with the simulation results and the exact sampled-data analysis. The
small discrepancy is due to the error of the duty cycle. With the voltage loop closed, the actual
value of the duty cycle from the simulation for Rc = 5 mΩ is 0.5941, not 0.6 as supposed. With
the actual value of the duty cycle of 0.5941, from (41), one has k∗p = 237, agreed exactly with the
simulation results.
Two averaged models are used for comparison. One is from [4], and the other is from [1, p.
470]. The control-to-output (ic-to-vo) frequency responses are, respectively, also shown in Fig. 14,
4441321980(s + 2.02× 105)
(s+ 3273)(s2 + 5.92 × 105s+ 8.883 × 1011) (43)
5000(s + 2.02 × 105)
(s + 3276)(s + 9.993 × 105) (44)
Both show infinite gain margins, and do not accurately predict the critical gain of 237 to avoid the
subharmonic oscillation. Both models have a similar ESR zero and a similar low frequency pole,
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whereas the model of [4] has a pair of complex poles associated with half the switching frequency
as the resonance frequency instead of a single pole as in [1].
With kp = 237, the loop gains (ic-to-vokp) of the two averaged models are shown in Fig. 15.
The averaged model of [4] shows that the phase margin is 36.5 degrees. However, the subharmonic
oscillation still occurs. The crossover frequency is wc = 1.28× 106 rad/s, and wc/ωs = 0.68. It will
be shown in Section 8 that a large crossover frequency likely leads to the subharmonic oscillation.
The averaged model of [1] even shows a phase margin of 129 degrees. However, the subharmonic
oscillation still occurs. The crossover frequency is wc = 7.19 × 105 rad/s, and wc/ωs = 0.3814 is
also large as will be discussed in Section 8. 
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Figure 12: Signal waveforms showing (weak) subharmonic oscillation, Rc = 5 mΩ and kp = 237
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Figure 13: Unstable orbit y0(t) (solid line) and h(t) (dashed line), Rc = 5 mΩ and kp = 237
5.5 Enhanced V 2 Control: Similar to CMC With the Voltage Loop Closed
Compared with CF-PVR, the enhanced V 2 control [26] has an additional loop from the inductor
current through a sensing resistor Ri shown in Fig. 16. One has y = vr − vo − RiiL. Similar to
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Figure 14: Bode plots for (a) averaged model of [4], (b) averaged model of [1]
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Figure 15: Loop gains for (a) averaged model of [4] and (b) averaged model of [1]
CMC with the voltage loop closed and kp = 1, one has
C = −[ρRc +Ri, ρ] D = [0, 1]
CB11 =
−1
L
(ρRc +Ri) CA1B11 =
−ρ2
LC
(1− Rc(ρRc+Ri)C
ρL
)
Consider a special set of converter parameters (with large capacitance C and small ESR Rc) [26,
p. 351], for example. If L/Rc ≫ (Rc+Ri)C ≫ T , then CA1B11 ≫ CA21B11T and the subharmonic
oscillation occurs (without the ramp, h(t) = 0) around D = 1/2, agreed with [26, p. 351]. Similarly
to the V 2 control, the subharmonic oscillation does not occur exactly at D = 1/2. For other set of
converter parameters, the analysis is similar to CMC with the voltage loop closed and is omitted
here to save space.
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Figure 17: System diagram of an ACMC DC-DC converter
5.6 Average Current Mode Control (ACMC) with a Type II Compensator
An ACMC DC-DC converter is shown in Fig. 17. The operation of ACMC is as follows [28]: The
inductor current iL is sensed by a resistor Rs and compared with a voltage reference vr from a
voltage loop (not shown). The difference is amplified by a current-loop compensator, generally a
type II compensator [29, p. 256],
Gc(s) :=
Hn(s)
Hd(s)
=
Kc(1 +
s
ωz
)
(s+ δ)(1 + s
ωp
)
(45)
The compensator has poles at −δ and −ωp, where δ is a small number close to zero. For δ = 0,
the compensator has an integrator with a pole at zero. The compensator output y(t) is compared
with the ramp h(t) to determine the duty cycle. Let the state be x = (iL, vC , ve1, ve2)
′, where ve1
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and ve2 are the states of the current-loop compensator. Then,
A1 = A2 =


−ρRc
L
−ρ
L
0 0
ρ
C
−ρ
RC
0 0
0 0 0 1
−ωpRs 0 −δωp −δ − ωp


B1 =


1
L
0
0 0
0 0
0 ωp

 , B2 =


0 0
0 0
0 0
0 ωp


C =
[
0 0 Kc
Kc
ωz
]
, D =
[
0 1
]
E1 = E2 =
[
ρRc ρ 0 0
]
Since the integrator is modeled as 1/(s + δ), both A1 and A2 are invertible.
Case I: ωp > ωs/10.
In this case, the compensator pole ωp is close to ωs, and those higher order terms (CA
2
1B11T
2, for
example) in (17) may be larger than CB11 and CA1B11T , and one needs to use the exact condition
(13). Generally, the compensator has a pole at zero in the complex plane, making (I − eA1T )−1
singular in (13). It can be easily resolved by using a very small number for the zero pole as discussed
previously.
Case II: ωp < ωs/10.
Based on simulations as shown in the next example, for ωp < ωs/10, the boundary condition (16)
is still a good approximation. Here, CB11 = 0 and CA1B11 = −KcRsωp/ωzL, then the boundary
condition (16) becomes
V ∗s ≈
4VhωzL
T 2KcRsωp
(
1
1− 2D + 2D2 ) (46)
Example 3. Consider a buck converter under ACMC [30, p. 114]. The power stage parameters
are vs = 14 V, vo = 5 V, vr = 0.5, Vh = 1, fs = 50 kHz, L = 46.1 µH, C = 380 µF with ESR
Rc = 0.02 Ω, and R = 1 Ω. The inductor current sensing resistance is Rs = 0.1 Ω. The compensator
has a zero at ωz = 5652.9 rad/s, two poles at 0 and ωp, and a gain Kc = 75506.
The compensator pole ωp is varied from 0.14ωs to 0.81ωs. An unstable window of ωp between
0.18ωs and 0.49ωs was found and reported in [12]. When ωp is inside the window, the subharmonic
oscillation occurs. Take ωp = 0.49ωs, for example. The converter is unstable. The signal waveform
indicating the subharmonic oscillation is shown in Fig. 18. The unstable T -periodic orbit is shown
in Fig. 19. When the T -periodic orbit is perturbed, it will lead to the 2T -periodic orbit shown in
Fig. 18. The unstable window of ωp can be predicted exactly by (13), shown in Fig. 20.
In the above analysis, vs is fixed at 14 V, and ωp is varied. Next, let ωp be fixed at ωs/10, and
vs is varied to determine V
∗
s . Since ωp is smaller, the approximate condition (46) is close to the
exact condition (13) as shown in Fig. 21, indicating V ∗s = 19. From (46), a smaller ωp results in a
larger V ∗s as expected.
In ACMC, the subharmonic oscillation is unrelated to the ripple amplitude [12]. Take ωp =
0.81ωs, for example. The converter is stable. The stable T -periodic orbit is shown in Fig. 22. In
Fig. 22, the signal y0(t) has a large signal amplitude but is still stable, whereas in Fig. 19, y0(t)
has a smaller signal amplitude but is unstable. 
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Figure 18: Stable 2T -periodic orbit, ωp = 0.49ωs
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Figure 19: Unstable T -periodic y0(t), ωp = 0.49ωs
5.7 Average Current Mode Control (ACMC) with a PI Compensator
Instead of a type II compensator, consider an ACMC buck converter with a PI compensator,
Gc(s) :=
Hn(s)
Hd(s)
=
Kc(1 +
s
ωz
)
(s + δ)
(47)
Then,
A1 = A2 =

 −ρRcL −ρL 0ρ
C
−ρ
RC
0
−Rs 0 −δ


B1 =

 1L 00 0
0 1

 , B2 =

 0 00 0
0 1


C =
[
−RsKc
ωz
0 Kc(1− δωz )
]
, D =
[
0 1 + Kc
ωz
]
E1 = E2 =
[
ρRc ρ 0
]
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Figure 20: Plot of (13), intersecting with vs = 14 at ωp/ωs = 0.18 and 0.49, indicating the unstable
window of ωp
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Figure 21: Approximate condition (46) (dash-dotted line) is close to the exact condition (13) (solid
line), V ∗s = 19
Since the integrator is modeled as 1/(s + δ), both A1 and A2 are invertible. One has (with δ ≈ 0)
CB11 = −RsKc
ωzL
, CA1B11 =
RsKc
L
(
ρRc
ωzL
− 1) (48)
Compared with the type II compensator where a high frequency pole is included, the PI compen-
sator does not have a high frequency pole. The boundary condition (15), expected to be accurate
without the high frequency pole, becomes
D − 1
2
+ (
1− 2D + 2D2
4
)T (ωz − ρRc
L
) ≈ h˙(d)Lωz
vsRsKc
(49)
which agrees with the boundary condition derived in [31, Eq. 4.6] (based on the describing function
method where the effect of Rc is ignored and ρRc ≪ ωzL is assumed) The boundary condition is
rearranged as
D − 1
2
+ (
1− 2D + 2D2
4
)Tωz ≈ h˙(d)Lωz
vsRsKc
(50)
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Figure 22: Stable T -periodic y0(t) with a larger ripple, ωp = 0.81ωs
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Figure 23: A DC-DC converter with a type III compensator Gc(s) = Hn(s)/Hd(s)
For T (ωz−ρRc/L)≪ 1 and from (49), the ramp slope required to avoid the subharmonic oscillation
is
h˙(d) >
vsRsKc
Lωz
(D − 1
2
) (51)
5.8 VMC with a Type III Compensator
A type III compensator [29, p. 261] has three poles, two zeros, and a gain Kc, with a transfer
function
Gc(s) =
Hn(s)
Hd(s)
=
Kc(1 +
s
z1
)(1 + s
z2
)
(s + δ)(1 + s
p1
)(1 + s
p2
)
(52)
where δ is a small number close to zero. For δ = 0, the compensator has an integrator with a pole
at zero.
For a buck converter with a type III compensator as shown in Fig. 23, let the state be x =
24
(iL, vC , ve1, ve2, ve3)
′, where ve1, ve2, and ve3 are the states of the type III compensator. Then,
A1 = A2 =


−ρRc
L
−ρ
L
0 0 0
ρ
C
−ρ
RC
0 0 0
0 0 0 1 0
0 0 0 0 1
−p1p2ρRc −p1p2ρ −δp1p2 −δ(p1 + p2)− p1p2 −δ − p1 − p2


B1 =


1
L
0
0 0
0 0
0 0
0 p1p2

 , B2 =


0 0
0 0
0 0
0 0
0 p1p2


C = Kc
[
0 0 1 1
z1
+ 1
z2
1
z1z2
]
, D =
[
0 1
]
E1 = E2 =
[
ρRc ρ 0 0 0
]
Since the integrator is modeled as 1/(s + δ), both A1 and A2 are invertible.
Case I: p1 > ωs/10.
A typical guideline [29, p. 412] popular in industry to set the parameters of the compensator is as
follows. Set one pole at δ ≈ 0 (as an integrator), and set p1 = ωs/2 and p2 = 1/RcC. Set the gain
Kc to adjust the phase margin and the crossover frequency. Let z1 = κz/
√
LC and z2 = 1/
√
LC,
where κz is a zero scale factor to have additional flexibility to adjust the phase margin and the
crossover frequency. The zero scale factor κz used in industry typically varies between 0.1 and 1.2.
As will be shown later, a smaller value of κz may lead to the subharmonic oscillation. Taking into
account the above guidelines, the compensator has a transfer function
Gc(s) =
Kc(1 +
√
LCs
κz
)(1 +
√
LCs)
(s + δ)(1 + 2s
ωs
)(1 +RcCs)
(53)
The next example shows that, with the compensator (53), the subharmonic oscillation still
occurs even with a phase margin of 38.9 degrees. As in ACMC, one compensator pole is close to
ωs, and those higher order terms (CA
2
1B11T
2, for example) in (17) may be larger than CB11 and
CA1B11T , and one needs to use the exact condition (13).
Example 4. (With phase margin of 38.9 degrees, the subharmonic oscillation still occurs.)
Consider a buck converter with the type III compensator (53). Exactly the same parameters as in
[32] are used: fs = 1/T = 300 kHz, L = 900 nH, C = 990 µF, R = 0.4 Ω, Rc = 5 mΩ, vs = 5 V,
vr = 3.3 V, Vh = 1.5 V, Kc = 7.78 × 104, z1 = 1/2
√
LC = 1.675 × 104, z2 = 1/
√
LC = 3.35 × 104,
p1 = ωs/2 = 9.425 × 105, and p2 = 1/RcC = 2.02 × 105.
Simulation (Fig. 24) shows that the subharmonic oscillation occurs when vs = 16 V (D ≈ 0.206).
This is also confirmed by the exact sampled-data analysis [21] with a sampled-data pole at -1 when
the subharmonic oscillation occurs. The loop gain frequency response (Fig. 25) shows that even
with a phase margin of 38.9 degrees, the subharmonic oscillation still occurs.
The subharmonic oscillation can be accurately predicted by the slope-based analysis. If D
is designed or known as 0.2, for example, then V ∗s = 15.6 based on (13), which is close to the
simulation results and the exact sampled-data analysis. Accuracy can be improved by using (13)
and (31) to determine the right duty cycle, shown in Fig. 26, which shows exactly that V ∗s = 16
and D = 0.206. 
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Figure 24: Signal waveforms showing the subharmonic oscillation
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Example 5. (Unstable window of p1, unrelated to the ripple size of y
0(t).) Consider again
Example 4. Instead of vs = 5, let vs = 16, the subharmonic oscillation occurs. The stable 2T -
periodic orbit y0(t) is similar to Fig. 24, omitted to save space. The unstable T -periodic orbit y0(t)
is shown in Fig. 27.
Here, p1 = 0.5ωs. In the following, p1 is varied from 0.1ωs to 0.6ωs to see the effect of this
pole location on stability. Similar to Example 3, the value of p1 adjusts the ripple size of y
0(t).
A larger p1 leads to a larger ripple of y
0(t). In [9], it is hypothesized that the ripple size of
y0(t) is related to subharmonic oscillation. The following simulation shows that the ripple size of
y0(t) is unrelated to subharmonic oscillation. The S plot (Fig. 28) shows an unstable window of
p1 ∈ (0.23, 0.5)ωs . For 0.23ωs < p1 < 0.5ωs, the S plot is above h˙(d) = 450000 and the converter is
unstable with subharmonic oscillation. The unstable window of p1 is confirmed by time simulation.
For p1 = 0.2ωs, the ripple size of y is small, and y
0(t) is stable (Fig. 29). For p1 = 0.5ωs, the
ripple size of y is larger, and y0(t) is unstable (Fig. 27). For p1 = 0.6ωs, the ripple size of y is even
larger, but y0(t) is stable (Fig. 30). Comparing Figs. 29-30, the ripple size of y0(t) is unrelated to
subharmonic oscillation. This shows a counter-example for the hypothesis proposed in [9] that the
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Figure 26: Curves of (13) (solid line) and (31) (dashed line), the intersection is the subharmonic
oscillation condition
0 0.2 0.4 0.6 0.8 1 1.2
x 10−5
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
Time (Second)
y(t)
h(t)
Figure 27: Unstable T -periodic y0(t), p1 = 0.5ωs.
ripple size of y0(t) is related to subharmonic oscillation.
The unstable window of p1 is also confirmed by the sampled-data pole trajectories. The sampled-
data pole trajectories for 0.1ωs < p1 < 0.6ωs are shown in Fig. 31. Three poles are fixed around
0.9485, 0.8853, and 0.51. A pole leaves the unit circle through -1 when p1 = 0.23ωs, and enters the
unit circle when p1 = 0.5ωs. This explains exactly the unstable window of p1. In this example, the
unstable window of p1 is verified by three different approaches: time simulation, the S plot, and
the sampled-data pole trajectories. 
Case II: p1 < ωs/10.
Similar to ACMC and based on simulations, for ωp < ωs/10, the boundary condition (16) is still a
good approximation. Here, CB11 = 0 and CA1B11 = −p1p2ρRcKc/z1z2L = −ρp2Kc/κz , then the
boundary condition (16) becomes
V ∗s ≈
4Vhκz
T 2ρp2Kc
(
1
1− 2D + 2D2 ) (54)
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Figure 28: The intersection of the S plot (solid line) and h˙(d) (dashed line) shows the unstable
window of p1 ∈ (0.23, 0.5)ωs.
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Figure 29: Stable T -periodic y0(t), p1 = 0.2ωs.
6 Harmonic Balance Analysis of the Buck Converter
A brief review of harmonic balance (HB) analysis is presented. The HB analysis is useful for
both steady-state analysis and small-signal analysis of nonlinear systems [10, 18, 19, 20]. Since
subharmonic oscillation of the boost converter under PVMC in continuous conduction mode does
not occur as discussed in Sec. 4.3, without loss of generality, only the buck converter is considered.
Consider a buck converter power stage, with a control-to-output (D-to-vo) transfer function
Gvd(s). In the converter, there is an ON switch and an OFF switch (sometimes substituted by
a diode). Let the voltage across the OFF switch (or the diode) be vd (as shown in Fig. 5, for
example). The waveform of vd(t) is a square wave with the high voltage at vs and the low voltage
at 0, which can be represented by Fourier series (harmonics).
In the converter, some parts are linear (from vd to y) and some are nonlinear (from y to vd).
Let the vd-to-vo transfer function be Gv(s). One has [1, p. 470]
Gv(s) =
Gvd(s)
vs
=
sRcC + 1
LC(1 + Rc
R
)s2 + (L
R
+RcC)s+ 1
(55)
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Figure 30: Stable T -periodic y0(t) with a larger ripple, p1 = 0.6ωs.
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Figure 31: Sampled-data pole trajectories for 0.1ωs < p1 < 0.6ωs.
Let the compensator transfer function (from vo to −y (negative sign due to the negative feedback))
be Gc(s). Let the transfer function from vd to −y be G(s). Then, for VMC, G(s) = Gc(s)Gv(s) =
Gc(s)Gvd(s)/vs. Note that, for CMC, G(s) has a similar form as discussed later. Assume the PWM
modulator has a gain 1/Vh. Let the loop gain be T (s), then T (s) = Gc(s)Gvd(s)/Vh. The gain
G(s) is proportional to the loop gain by
G(s) =
Vh
vs
T (s) (56)
The intersection of h(t) with the T-periodic solution y0(t) = Cx0(t) +Du determines the duty
cycle and hence the waveform of vd(t). By “balancing” the equation y
0(t) = h(t) (written in
Fourier series form) at the switching instants, conditions for existence of periodic solutions and
subharmonic oscillation can be derived. Let Re denote taking the real part of a complex number.
Based on [10, 20], a necessary and sufficient condition for the occurrence of subharmonic oscillation
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in a buck converter (with the trailing edge modulation) is vs < V
∗
s , where
V ∗s =
Vh
2Re
[ ∞∑
k=1
[(1− ej2kpiD)G(jkωs)−G(j(k − 12)ωs)]
] (57)
expressed in terms of Vh, D, and the transfer function G(s) evaluated at half the switching frequency
and its harmonics. Since both (13) and (57) are exact conditions for the occurrence of subharmonic
oscillation, it can be shown that (13) and (57) are equivalent, but expressed in different forms.
The boundary condition (57) also leads to a different expression of the S plot. From (57),
2vsfsRe[
∞∑
k=1
((1− ej2pikD)G(jωsk)−G(jωs(k − 1
2
)))] = h˙(d) (58)
where the left side of (58) is the S plot expressed in terms of harmonics. One can prove that (58)
is equivalent to (12), where the S plot is expressed in terms of matrices.
Generally, Gv(s), Gc(s) and thus G(s) = Gc(s)Gv(s) are low-pass filters. The denominator of
(57) can be approximated by the term that involves G(s) with the smallest argument. Therefore,
(57) becomes
V ∗s ≈
Vh
2Re
[
(1− ej2piD)G(jωs)−G( jωs2 )
] (59)
The HB analysis is applied to the various control schemes discussed above. For switching
frequency much larger than 1/
√
LC and 1/RC, the condition (57) can be further simplified and
expressed in closed forms. The derived closed-form boundary conditions are almost identical to
those based on the sampled-data slope-based analysis discussed above, further corroborating the
accuracy of the derived conditions.
6.1 Proportional Voltage Mode Control (PVMC)
Here, Gc(s) = kp and G(s) = Gc(s)Gv(s) = kpGv(s). Based on the facts that for 0 < D < 1
∞∑
k=1
1− cos(2pikD)
k2
= pi2D(1−D) (60)
∞∑
k=1
2
(k − 12 )2
= pi2 (61)
∞∑
k=1
sin(2pikD)
k
= pi(
1
2
−D) (62)
then from (55) and (57),
V ∗s ≈
VhLCω
2
s
kpρ
(
1
2
∞∑
k=1
(−ωsRcC( sin(2pikD)k ) + 1(k− 1
2
)2
+ cos(2pikD)−1
k2
)
)
=
4VhLC
kpT 2ρ
(
1
4RcC
T
(D − 12) + 1− 2D + 2D2
) (63)
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Figure 32: The intersection of the two curves (63) (solid line) and (31) (dashed line) shows V ∗s = 24.5
which is similar to (28) (based on the slope-based analysis) for Rc ≪ R (which results in ρ ≈ 1)
and R2c ≪ L/C. Since the harmonic balance analyzes the converter in the frequency domain, it
has some advantages over the slope-based analysis. For example, it can show how the loading R
affects the subharmonic oscillation as discussed later.
Example 6. Consider a widely studied buck converter in [24]. The converter parameters are
T = 400 µs, L = 20 mH, C = 47 µF, R = 22 Ω, Vh = 4.4, and kp = 8.4. To transform from
the leading-edge modulation to the generally used trailing-edge modulation and to remove the
ramp offset in [24], let vr = 12.276, which can be proved to generate equivalent results as in [24].
Subharmonic oscillation is known to occur with V ∗s = 24.5. The intersection of the two curves (63)
and (31) also shows V ∗s = 24.5 in Fig. 32. 
Dependence on loading resistance R.
In (63), V ∗s is almost independent of R because ρ = R/(R + Rc) ≈ 1 for Rc ≪ R. For practical
converters, ωs > 1/RC, and the frequency ratio τ := 1/RCωs is small. Then, (63) is a good
approximation. For large τ , the dependence of V ∗s on R becomes significant, which is studied next.
Without loss of generality, assume that Rc/R is small.
From (55) and (57),
V ∗s ≈
VhLCω
2
s
2kp
(
1
2
∞∑
k=1
(
1
(k − 12)2 + τ2
+
cos(2pikD)− 1− τ
k
sin(2pikD)
k2 + τ2
) (64)
≈ 11
4 + τ
2
+
cos(2piD)− 1− τ sin(2piD)
1 + τ2
+
1
9
4 + τ
2
+
cos(4piD) − 1− τ2 sin(4piD)
4 + τ2
(65)
The next example illustrates the dependence on R.
Example 7. (Dependence on R) Consider again Example 6 which has τ = 0.062. Now decrease
the loading resistance to R = 10 Ω, then τ = 0.136 becomes significant. Dependence on R is
reported in [33, Fig. 7], which shows V ∗s = 26.8. The approximate curve (65) and the exact curve
(57) (also the same as (13)) are shown in Fig. 33. Based on (57), V ∗s = 26.8, agreed exactly with
[33]. Based on (65), V ∗s = 28, also agreed closely with [33]. 
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Figure 33: The intersection of the two curves (57) (solid line) and (31) (dashed line) shows V ∗s =
26.8. The intersection of the two curves (63) (dotted line) and (31) (dashed line) shows V ∗s = 28
6.2 CMC with the Voltage Loop Open
In CMC with the voltage loop open, the controlled output is iL. Similar to (55), the vd-to-iL
transfer function is [1, p. 470]
Gi(s) :=
(1 + Rc
R
)Cs+ 1
R
LC(1 + Rc
R
)s2 + (L
R
+RcC)s+ 1
(66)
Since no extra compensator (except the compensating ramp h(t)) is added in the current loop,
Gc(s) = 1, and one has G(s) := Gc(s)Gi(s) = Gi(s) for CMC. From (57) and (62),
V ∗s ≈
−VhL
Tsρ
∞∑
k=1
sin(2pikD)
pik
=
VhL
Tsρ(D − 12)
(67)
For Rc ≪ R, (67) is close to (39) (based on the slope-based analysis).
6.3 CMC with the Voltage Loop Closed
Here, there are two feedback loops. Let Gc(s) be the voltage loop compensator. In the s-domain,
y = ic − iL = Gc(s)(vr − vo)− iL = Gc(0)vr − (Gc(s)Gv(s) +Gi(s))vd. Then,
G(s) = Gc(s)Gv(s) +Gi(s) (68)
Without loss of generality, let Gc(s) = kp. Then, based on (55) and (66), the boundary condition
(57) rearranged in terms of kp is
k∗p ≈
maL
vs
+ T4 (
1
RC
+ Rc
L
)−D + 12
T
4 (
1−2D+2D2
4 )− TRc4 ( 1RC + RcL ) + (D − 12)Rc
(69)
which is similar to (41) (based on the slope-based analysis).
Example 8. Consider again Example 2. Based on (69), one has k∗p = 229, agreed closely with the
simulation results (k∗p = 237). The small discrepancy between the HB analysis and the simulation
results is due to the error of the duty cycle as discussed in Example 2. 
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6.4 Average Current Mode Control (ACMC) with a Type II Compensator
The analysis of the ACMC buck converter in [12] is presented here for completeness. The de-
nominator of (57) can be approximated by the term that involves G with the smallest argument,
then
V ∗s ≈
Vh
2Re[G(jωs)−G( jωs2 )]
(70)
For an ACMC buck converter with ωs ≫ 1/
√
LC and 1/RC, (70) can be simplified as
V ∗s ≈
VhLωzfs
RsKc
ψ(θ) (71)
where the frequency ratio θ := ωp/ωs and
ψ(θ) =
pi(1 + θ2)(1 + 4θ2)
3θ
(72)
The function ψ(θ) = ψ(ωp/ωs) has a minimum value of 5 at ωp = 0.38ωs. From (71), it implies
that larger values of ψ, Vh, L, ωz, and ωs, or smaller values of Rs and Kc would lead to a larger
stable operating range of the source voltage vs. This gives insight on how these parameters affect
subharmonic oscillation. A larger value of Kc/ωz leads to larger mid-frequency gain of the current-
loop compensator and larger crossover frequency of the current loop [34, 35]. However, that also
leads to instability.
A design guideline proposed in [36] suggests that the value of ωp is chosen between 0.33ωs and
0.5ωs. From Fig. 20, this choice of ωp results in smaller V
∗
s and hence smaller stable operating
range of the source voltage. Setting ωp = ωs instead, for example, will have larger operating range
of the source voltage. From (71), V ∗s is a function of ωp. As ωp affects stability nonlinearly, it is
desirable to remove such effect (dependence on ωp). Let
V ∗s |min := V ∗s |θ=0.38 ≈
5VhLωzfs
RsKc
(73)
which is not a function of ωp. If vs < V
∗
s |min, the converter is free from period-doubling for all ωp.
If vs ≥ V ∗s |min, then there exists an unstable (period-doubling) window of ωp, and the converter is
stable by choosing a larger value of ωp. Note that V
∗
s |min is the minimum critical source voltage
for all ωp. It is possible that for a particular ωp and vs ≥ V ∗s |min, the converter is still stable. But
to eliminate the dependence on ωp, V
∗
s |min is the maximum allowable source voltage with stability
for all ωp.
Another stability guideline proposed in [28] suggests, expressed in terms of vs,
vs ≤ min[ 2
1−D,
1
D
]
VhLωzfs
RsKc
<
3VhLωzfs
RsKc
(74)
This stability guideline is more conservative than (73). The converter may be stretched as in (73)
to achieve better dynamics.
6.5 VMC with a Type III Compensator
With the compensator (53), which cancels some poles and zeros of the power stage, one has
G(s) = Gc(s)Gv(s) ≈ Kc
κzs(1 +
2s
ωs
)
(75)
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Figure 34: Plot of φ(D), solid line for (78) and dashed line for more accurate (77)
which depends on ωs, and the compensator parameters κz and Kc. From (57) and (75), the
subharmonic oscillation is avoided if and only if
vs < V
∗
s =
Vhωsκz
2Kc
φ(D) (76)
where φ(D) is
φ(D) =
1
Re
[ ∞∑
k=1
1−ej2kpiD
k(j−2k) − 1(k− 1
2
)(j−2k+1)
] (77)
A smaller κz or a larger Kc would result in a smaller V
∗
s . Generally, ωs is large, and it may
seem that the condition (76) is generally met and the subharmonic oscillation is avoided. However,
a large value of Kc (in the order of ωs) may result in vs > V
∗
s and therefore subharmonic oscillation
occurs. If (59), instead of (57), is used, the following approximate expression for φ(D) is obtained
φ(D) ≈ 5
3 + 2 cos(2piD)− sin(2piD) (78)
Both (77) and (78) are shown in Fig. 34.
Example 9. (Effects of zero location) Consider again Example 4 where z2 = 1/2
√
LC (or
κz = 1/2), and one has V
∗
s = 16. Now change z2 to 1/
√
LC (or κz = 1) to see its effects. Simulation,
confirmed with the exact sampled-data analysis, shows that the subharmonic oscillation occurs at
V ∗s = 23.9 V (and D ≈ 0.138). Compared with Example 4, one sees that a larger κz results in
wider operating range of the source voltage. This effect can be clearly seen in (76) which shows
that a larger κz results in a larger V
∗
s . The value of V
∗
s is not linearly proportional to κz because
a different vs results in a different duty cycle to regulate to the same output voltage, and thus a
different value of φ(D).
The subharmonic oscillation can be accurately predicted by the harmonic balance analysis (or
equivalently the slope-based analysis). The plots of (76) (same as (13)) and (31) are shown in
Fig. 35, intersecting exactly at (D,V ∗s ) = (0.138, 23.9). Compared with Fig. 26, the curve (76), but
not V ∗s , is multiplied by two because κz is also multiplied by two. 
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Figure 35: Curves of (76) (solid line) and (31) (dashed line), the intersection is the subharmonic
oscillation condition
7 Prediction of Subharmonic Oscillation Based on Loop Gain
Since the gain G(s) is proportional to the loop gain T (s) by (56), and the subharmonic oscillation
is avoided if and only if vs < V
∗
s , where V
∗
s is given in (57), which directly (by simple algebra)
leads to the following theorem. This theorem shows that a limitation on the loop gain is required
to avoid the subharmonic oscillation.
Theorem 1 Given a closed-loop buck converter with a loop gain T (s), subharmonic oscillation is
avoided if and only if
Re
[ ∞∑
k=1
(1− ej2kpiD)T (jkωs)− T (j(k − 1
2
)ωs)
]
<
1
2
(79)
The traditional loop gain analysis to design a converter with enough gain and phase margins
only helps to avoid the Neimark-Sacker and the saddle-node bifurcations, but not the subharmonic
oscillation, unless the system dimension is increased by considering the sampling effect as in [4, 5, 6].
This theorem, putting an additional limitation on the familiar loop gain, helps to fill this gap.
Using only one term in the series summation, (79) becomes
Re
[
(1− ej2piD)T (jωs)− T (j ωs
2
)
]
<
1
2
(80)
As the following analysis indicates, a conservative design to make the converter free from the
subharmonic oscillation for all duty cycles is by setting D = 1 in (80). Then (80) becomes
Re
[
T (j
ωs
2
)
]
> −1
2
(81)
which can be expressed in terms of Nyquist plot. In the Nyquist plot, the real part of the loop gain
at half the switching frequency needs to be greater than −1/2 to avoid the subharmonic oscillation
for all duty cycles. Therefore, the Nyquist plot is not only helpful to predict the Neimark-Sacker
and the saddle-node bifurcations, it is also helpful to predict the subharmonic oscillation based on
(81). Since the Nyquist plot is widely used, (81) is helpful to design a stable converter. However,
it should be noted that (81) is only an approximate condition, and the exact condition is (79).
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“HB plot”: a Nyquist-like plot in the complex plane.
Note that the exact condition (79) is a function of D, ωs, and the loop gain T (s), where T (s) is
further a function of vs, Vh, and the power stage and compensator parameters. Without loss of
generality, the following design procedure for the line regulation design is proposed. In the line
regulation design, one wants to find the stable operating range of vs. Given an desired output
voltage, this is equivalent to find the stable operating range of D. Similar design procedures can
be applied to determine the operating range of other parameters. Let
H(D) :=
∞∑
k=1
(1− ej2kpiD)T (jkωs)− T (j(k − 1
2
)ωs) (82)
Then, the boundary condition (79) to avoid the subharmonic oscillation becomes
Re [H(D)] <
1
2
(83)
For designation purpose, H(D) is called an HB plot because it is similar to the Nyquist plot to
facilitate the converter design. Generally the feedback gain is large for a practical buck converter,
then vs ≈ vr/D. This value of vs may be used for the HB plot. Given a desired range of D, one
can plot H(D) according to (82). Those values D such that the HB plot is on the left of 1/2 in the
complex plane are the stable operating range of D to avoid the subharmonic oscillation.
“M plot”: a similar HB plot in matrix representation.
Since both (13) and (57) are exact conditions for occurrence of subharmonic oscillation, they are
actually identical. From (13) and (57),
Re
[ ∞∑
k=1
[(1− ej2kpiD)G(jkωs)−G(j(k − 1
2
)ωs)]
]
=
T
2
C[(I − eA1T )−1(eA1d − I) + (I + eA1T )−1]B11
(84)
Based on (13) and (28), and similar to the HB plot in the complex plane, define a new “M plot” in
the matrix form and as a function of D in the real domain,
M(D) :=
Tvs
Vh
C[(I − eA1T )−1(eA1TD − I) + (I + eA1T )−1]B11 (85)
≈ kpT
2vs
4VhLC
[
4RcC
T
(D − 1
2
) + ρ(1− R
2
cC
L
)(1− 2D + 2D2)] (86)
where vs ≈ vr/D for a large feedback gain (which is true for most practical converters). Note
that (85) is an exact representation, and (86) is an approximate representation, which is generally
accurate if the controller poles are smaller than ωs/10 as discussed previously. Then, from Theorem
1, (56) and (84), one has
Corollary 1 Given a closed-loop buck converter as in Fig. 1, subharmonic oscillation is avoided if
and only if
M(D) < 1 (87)
Actually, this corollary can be also proved easily from (13) (or (28)), by dividing both sides of (13)
(or (28)) by the right side (to normalize the right side to one). Both (85) and (13) are equivalent
exact boundary conditions but expressed in different forms.
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Figure 36: HB plot in the complex plane showing the stable operating range of D = [0.34, 0.89].
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Figure 37: M plot M(D) showing the stable operating range of D = [0.34, 0.89].
Example 10. (Line regulation: determine the stable operating ranges of D and vs, based on the
HB plot and the M plot.) Consider again Example 1, but with Rc = 2 mΩ. In Example 1, it is
shown that the stable operating range of D is [0.34, 0.89]. Here, using the HB plot and the M plot
will confirm the same result.
An HB plot for D = [0.25, 0.99] is shown in Fig. 36, intersecting with the vertical line at 1/2
in the complex plane at D = 0.34 and 0.89. An M plot for D = [0.25, 0.99] is shown in Fig. 37,
intersecting with the horizontal line at 1 at D = 0.34 and 0.89. Both the plots agrees exactly
with the analysis in Example 1. Given an output voltage around vr = 4, the corresponding stable
operating range of vs free from the subharmonic oscillation is [4/0.89, 4/0.34] = [4.48, 11.85]. 
Example 11. (Application of Theorem 1.) Consider again Example 6, but with R = 2 Ω and
vs = 50 V. Using the exact sampled-data analysis, D = 0.243, x
0(0) = (5.9867, 12.0753)′ , and
x0(d) = (6.1711, 12.1486)′ . The eigenvalues of Φ are -0.0336 and -0.4222, and they are stable.
The steady-state simulation is shown in Fig. 38, also indicating that the converter is stable. From
(82), H(0.243) = 0.1390 + 0.8867j and Re [H(0.243)] < 1/2. Based on Theorem 1, the converter
is stable, agreed with the sampled-data analysis and the simulation. From (13), subharmonic
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Figure 38: Plots of y(t) and iL(t) (solid lines), and h(t) (dashed line), R = 2 and vs = 50
oscillation occurs when vs > 82.9. 
8 Subharmonic Oscillation Caused by a Large Crossover Frequency
A rule of thumb to select the crossover frequency ωc is by setting ωc < ωs/5 [29, p. 250]. No
theoretical explanation is given. The following analysis will give a theoretical explanation and puts
a limit on the crossover frequency to avoid the subharmonic oscillation. Since the compensator
poles and zeros are selected based on the power stage parameters, such as L, C, and Rc, the
selected poles and zeros may result in a large crossover frequency, and the subharmonic oscillation
occurs.
The loop gain analysis in Theorem 1 can lead to a condition based on the crossover frequency.
Without loss of generality, only two control schemes are considered. Similar analysis can be applied
to other control schemes.
8.1 Buck Converter with a Type III Compensator
Case I: p1 = ωs/2 > ωs/10.
First, a closed-form crossover frequency is derived. The loop gain (after some poles and zeros being
canceled) for the frequency below ωs/2 is approximately
T (s) = G(s)
vs
Vh
≈ Kcvs
κzs(1 +
2s
ωs
)Vh
≈ Kcvs
sκzVh
(88)
From (88), the crossover frequency ωc is around Kcvs/κzVh. In Example 9, it is shown that a
smaller κz leads to a smaller operating range of vs. From (88), a smaller κz leads to a larger ωc,
and the subharmonic oscillation is more likely to occur as discussed next. With the estimated
crossover frequency ωestc := Kcvs/κzVh, rearranging (76) leads to the following theorem.
Theorem 2 In a buck converter with a type III compensator (53), the subharmonic oscillation is
avoided if and only if
ωestc :=
Kcvs
κzVh
<
ωsφ(D)
2
(89)
where φ(D), shown in (77), varies from 0.694 to 2.89 (Fig. 34).
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A larger Kcvs or a smaller κzVh leads to a larger ωc to a point such that (89) is violated and the
subharmonic oscillation occurs. Since the minimum of φ(D) is 0.694, a rule of thumb to avoid
the subharmonic oscillation for all duty cycles is ωc < 0.347ωs. This theorem gives a theoretical
explanation on the traditional wisdom on setting ωc < ωs/5. In Example 4, with κz = 0.5, the
subharmonic oscillation occurs when ωc = 1.08 × 106 = 0.58ωs (shown in Fig. 25), where ωc is too
large.
From Fig. 34, the maximum of φ(D) occurs around D = 0.4 with a value of 2.89. Therefore,
around D = 0.4, only ωc < 1.44ωs is required. The limitation on the crossover frequency for
operating at this duty cycle may be relaxed. However, to have a wider operating range of D,
ωc < 0.347ωs is probably a better design (although it may be conservative in some situations).
Case II: p1 < ωs/10.
As the analysis above, the approximate crossover frequency is derived first. The loop gain for
frequency below ωs/2 is approximately
T (s) = G(s)
vs
Vh
≈ Kcvs
κzs(1 +
s
p2
)Vh
(90)
Solving |T (jwc)| = 1 gives
wc ≈ −p2
2
+
√
p22
4
+
p2vsKc
κzVh
(91)
For p2 < ωs/10, the approximate condition (54) is close to the exact condition (13) as discussed
above. The curve of the condition (54) has a minimum at D = 1 (or D = 0) with a value of
V ∗s |min = V ∗s |D=1 =
4Vhκz
T 2p2Kc
(92)
A conservative design to avoid subharmonic oscillation for all duty cycles is vs < V
∗
s |min. Then,
(91) leads to
wc < −p1
2
+
√
p22
4
+
ω2s
pi2
(93)
For p2 = ωs/10, (93) leads to ωc < 0.27ωs, which is required to avoid the subharmonic oscillation
for all duty cycles. For p2 ≪ ωs, based on (93), ωc/ωs < 1/pi is required to avoid the subharmonic
oscillation for all duty cycles.
8.2 ACMC with a Type II Compensator
First, the approximate crossover frequency is derived. Here, the loop gain at high frequency is
T (s) =
vsRs
Vh
Gc(s)Gi(s) ≈ vsRs
Vh
Kcs
ωz
s(1 + s
ωp
)
Cs
LCs2
=
vsRsKc
VhLωzs(1 +
s
ωp
)
(94)
Solving |T (jwc)| = 1 gives
wc ≈ −ωp
2
+
√
ω2p
4
+
ωpvsKcRs
ωzVhL
(95)
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Without loss of generality, only the case for ωp < ωs/10 is considered. For ωp < ωs/10, the
approximate condition (46) is close to the exact condition (13) as shown in Fig. 21. The curve of
the condition (46) has a minimum at D = 1 (or D = 0) with a value of
V ∗s |min = V ∗s |D=1 =
4VhωzL
T 2KcRsωp
(96)
A conservative design to avoid subharmonic oscillation for all duty cycles is vs < V
∗
s |min. Then,
(95) leads to
wc < −ωp
2
+
√
ω2p
4
+
ω2s
pi2
(97)
For ωp = ωs/10, based on (97), ωc < 0.27ωs is required to avoid subharmonic oscillation for all duty
cycles. For ωp ≪ ωs, based on (93), ωc/ωs < 1/pi is required to avoid the subharmonic oscillation
for all duty cycles. The analysis is almost identical as for the type III compensator discussed above.
9 Conclusion and Contributions
Based on a subharmonic oscillation boundary condition published in a PhD thesis (but not else-
where) more than a decade ago, extended design-oriented boundary conditions are derived for
general switching DC-DC converters expressed by a unified VMC/CMC block diagram model. Un-
der the unified framework, the boundary conditions for both VMC and CMC have similar forms.
One does not need to analyze VMC and CMC separately. The boundary conditions are expressed
in terms of signal slopes. The well known slope-based instability criterion for CMC becomes a
special case in this unified modeling approach. The derived sloped-based boundary conditions are
exact, and can be further simplified in various approximate closed forms to facilitate the converter
design. The sloped-based boundary conditions are applied to analyze various VMC/CMC control
schemes of varying complexity. Among the various control schemes, those popular type II or type
III controllers (with integrators included) are also analyzed.
Harmonic balance analysis is also applied to derive the exact subharmonic oscillation boundary
conditions, which are equivalent to the sloped-based boundary conditions. It is also applied to
analyze five different VMC/CMC control schemes. Based on the harmonic balance analysis, a new
“HB plot” in the complex plane, similar to the Nyquist plot, is proposed to accurately predict the
occurrence of the subharmonic oscillation. Another equivalent “M plot” in the real domain is also
proposed, which also accurately predicts the occurrence of the subharmonic oscillation. Based on
the harmonic balance analysis, the relation between the crossover frequency and the subharmonic
oscillation can be clearly seen.
Both the sloped-based analysis and the harmonic balance analysis complement each other.
The slope-based analysis analyzes the converter in the time domain and expresses the boundary
conditions in matrix forms. The harmonic balance analysis expresses the boundary conditions
in terms of (sub)harmonics of the switching frequency. Since most power stage and compensator
transfer functions are low-pass filters, the harmonic balance analysis is particularly useful to analyze
the converter with the controller poles close to the switching frequency.
Both the slope-based analysis and the harmonic balance analysis complement the traditional
average analysis. The average analysis can predict the Niemark-Sacker bifurcation and the saddle-
node bifurcation, but generally not the subharmonic oscillation, unless the sampling effects are
considered. In Example 2, the converter has a phase margin of 129 degrees based on an average
model, but the subharmonic oscillations still occur. The subharmonic oscillation in all examples
presented can be accurately predicted by the slope-based analysis or the harmonic balance analysis.
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The contributions of this paper are as follows. First, the following sixteen boundary conditions
are reported here for the first time to the author’s knowledge. Some of the conditions are equivalent
to each other. These derived boundary conditions greatly facilitate future converter design to avoid
subharmonic oscillation. Since there are many equations reported in this paper, the key equations
are identified here for easy reference. The most general boundary condition for the subharmonic
oscillation is (9). It is an exact condition expressed in terms of signal slopes. For the boost converter,
(9) becomes (18), which is also an exact condition. For the buck converter, (9) becomes (12), which
is equivalent to various forms: (13) in terms of vs, (22) in terms of the S plot, (79) in terms of the
loop gain, (83) in terms of the HB plot, and (87) in terms of the M plot. These boundary conditions
can be further simplified to various approximate forms: (15) in terms of signal slopes, (16) in terms
of vs, and (80) in terms of the loop gain. For those control schemes presented, the boundary
conditions can be further simplified to more compact forms, such as (28) for PVMC and V 2 control
(with ESR considered), (37) for CMC with the voltage loop open (with ESR considered), (41) for
CMC with the voltage loop closed, (46) for ACMC with a type II controller and small controller
poles, and (54) for VMC with a type III controller and small controller poles.
Second, all the boundary conditions are in closed forms, one can see the effects of various con-
verter parameters on the stability. In some control schemes, the effects of ESR, loading resistance,
feedback gain, and pole/zero locations are further analyzed. For example, in CMC, ESR extends
the stability beyond D = 1/2 as shown in (38). Also, for CMC or VMC, ESR causes the boundary
conditions to have both terms D − 1/2 and 1− 2D + 2D2.
Third, although only some control schemes are analyzed, this paper also provides a methodology
based on the general boundary condition to analyze other converters with different control schemes
to predict the subharmonic oscillation. As discussed in the Introduction, for a converter under a
particular control scheme, once the converter is expressed in terms of the unified VMC/CMC block
diagram model shown in Fig. 1, the boundary condition for that particular control scheme can be
readily obtained.
Fourth, under this general methodology, those recently reported boundary conditions for PI
control [9] and V 2 control [11] become special cases in view of the general boundary condition. In
consideration of recent development to derive more boundary conditions for other converters or
control schemes, the boundary conditions derived here greatly facilitate future research.
Fifth, new Nyquist-like design-oriented plots (such as the S, HB, M plots) to predict the occur-
rence of subharmonic oscillation are proposed. The S plot also shows the required ramp slope to
prevent the occurrence of subharmonic oscillation.
Sixth, closed-form conditions (such as (89), (93) and (97)) relating the crossover frequency to
the subharmonic oscillation are derived.
References
[1] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd ed. Berlin,
Germany: Springer, 2001.
[2] C. K. Tse and M. Di Bernardo, “Complex behavior in switching power converters,” Proceedings
of the IEEE, vol. 90, no. 5, pp. 768–781, 2002.
[3] C.-C. Fang and E. H. Abed, “Saddle-node bifurcation and Neimark bifurcation in PWM DC-
DC converters,” in Nonlinear Phenomena in Power Electronics: Bifurcations, Chaos, Control,
and Applications, S. Banerjee and G. C. Verghese, Eds. New York: Wiley, 2001, pp. 229–240.
41
[4] R. B. Ridley, “A new, continuous-time model for current-mode control,” IEEE Trans. Power
Electron., vol. 6, no. 2, pp. 271–280, 1991.
[5] A. S. Kislovski, R. Redl, and N. O. Sokal, Dynamic Analysis of Switching-Mode DC/DC
Converters. New York: Van Nostrand Reinhold, 1991.
[6] F. D. Tan and R. D. Middlebrook, “Unified modeling and measurement of current-programmed
converters,” in Proc. IEEE PESC, 1993, pp. 380–387.
[7] K. Chakrabarty, G. Podder, and S. Banerjee, “Bifurcation behaviour of buck converter,” IEEE
Trans. Power Electron., vol. 11, no. 3, pp. 439–447, May 1995.
[8] I. Zafrany and S. Ben-Yaakov, “A chaos model of subharmonic oscillations in current mode
PWM boost converters,” in Proc. IEEE PESC, 1995, pp. 1111–1117.
[9] A. El Aroudi, E. Rodriguez, R. Leyva, and E. Alarcon, “A design-oriented combined approach
for bifurcation prediction in switched-mode power converters,” IEEE Transactions on Circuits
and Systems II: Express Briefs, vol. 57, no. 3, pp. 218–222, Mar. 2010.
[10] C.-C. Fang, “Sampled-data analysis and control of DC-DC switching converters,” Ph.D.
dissertation, Dept. of Elect. Eng., Univ. of Maryland, College Park, 1997, available:
http://www.lib.umd.edu/drum/, also published by UMI Dissertation Publishing in 1997.
[11] R. Redl and J. Sun, “Ripple-based control of switching regulators - an overview,” IEEE Trans.
Power Electron., vol. 24, no. 12, pp. 2669–2680, Dec. 2009.
[12] C.-C. Fang, “Modeling and instability of average current control,” in International Power
Electronics And Motion Control Conference, 2002, paper SSIN-03.
[13] ——, “Exact orbital stability analysis of static and dynamic ramp compensations in DC-DC
converters,” in IEEE International Symposium on Industrial Electronics, 2001, pp. 2124–2129.
[14] D. J. Packard, “Discrete modeling and analysis of switching regulators,” Ph.D. dissertation,
California Institute of Technology, Pasadena, 1976.
[15] F. C. Y. Lee, R. P. Iwens, Y. Yu, and J. E. Triner, “Generalized computer-aided discrete
time-domain modeling and analysis of DC-DC converters,” IEEE Transactions on Industrial
Electronics and Control Instrumentation, vol. IECI-26, no. 2, pp. 58–69, 1979.
[16] A. Brown and R. D. Middlebrook, “Sampled-data modelling of switching regulators,” in Proc.
IEEE PESC, 1981, pp. 349–369.
[17] G. C. Verghese, M. Elbuluk, and J. G. Kassakian, “A general approach to sample-data mod-
eling for power electronic circuits,” IEEE Trans. Power Electron., vol. 1, no. 2, pp. 76–89,
1986.
[18] R. Genesio and A. Tesi, “Harmonic balance methods for the analysis of chaotic dynamics in
nonlinear systems,” Automatica, vol. 28, no. 3, pp. 531–548, 1992.
[19] A. Tesi, E. H. Abed, R. Genesio, and H. O. Wang, “Harmonic balance analysis of period-
doubling bifurcations with implications for control of nonlinear dynamics,” Automatica, vol. 32,
no. 9, pp. 1255–1271, 1996.
[20] C.-C. Fang and E. H. Abed, “Harmonic balance analysis and control of period doubling bifur-
cation in buck converters,” in Proc. IEEE ISCAS, vol. 3, May 2001, pp. 209–212.
42
[21] ——, “Sampled-data modeling and analysis of closed-loop PWM DC-DC converters,” in Proc.
IEEE ISCAS, vol. 5, 1999, pp. 110–115.
[22] ——, “Sampled-data modeling and analysis of power stages of PWM DC-DC converters,” Int.
J. of Electron., vol. 88, no. 3, pp. 347–369, March 2001.
[23] ——, “Limit cycle stabilization in PWM DC-DC converters,” in IEEE Conference on Decision
and Control, 1998, pp. 3046–3051, tampa, FL , USA.
[24] D. C. Hamill, J. H. B. Deane, and J. Jefferies, “Modeling of chaotic DC-DC converters by
iterated nonlinear mappings,” IEEE Trans. Power Electron., vol. 7, no. 1, pp. 25–36, 1992.
[25] C. K. Tse, “Flip bifurcation and chaos in three-state boost switching regulators,” IEEE Trans-
actions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 41, no. 1, pp.
16–23, 1994.
[26] J. Sun, “Characterization and performance comparison of ripple-based control for voltage
regulator modules,” IEEE Trans. Power Electron., vol. 21, no. 2, pp. 346–353, 2006.
[27] A. Anunciada and M. Silva, “On the stability and subharmonic susceptibility of current-mode
controlled converters,” in Proc. IEEE PESC, 1992, pp. 345–353.
[28] J. Sun and R. M. Bass, “Modeling and practical design issues for average current control,” in
Proc. IEEE APEC, 1999, pp. 980–986.
[29] C. P. Basso, Switch-Mode Power Supplies. McGraw-Hill, 2008.
[30] W. Tang, F. C. Lee, and R. B. Ridley, “Small-signal modeling of average current-mode control,”
IEEE Trans. Power Electron., vol. 8, no. 2, pp. 112–119, 1993.
[31] F. Yu, “Modeling of V2 control with composite capacitors and average current mode control,”
Master’s thesis, Virginia Polytechnic Institute and State University, Blacksburg, VA, May
2011.
[32] D. Mattingly, “Designing stable compensation networks for single phase volt-
age mode buck regulators,” Intersil Americas Inc., Tech. Rep., 2003, available:
www.intersil.com/data/tb/tb417.pdf.
[33] D. Giaouris, S. Banerjee, B. Zahawi, and V. Pickert, “Stability analysis of the continuous
conduction mode buck converter via Filippov’s method,” IEEE Transactions of Circuits and
Systems-I, vol. 55, no. 4, pp. 1084–1096, 2008.
[34] R. Li, T. O’Brien, J. Lee, and J. Beecroft, “A unified small signal analysis of DC-DC converters
with average current mode control,” in IEEE Energy Conversion Congress and Exposition,
2009, pp. 647–654.
[35] ——, “Effects of circuit and operating parameters on the small-signal dynamics of average-
current-mode-controlled DC-DC converters,” in IEEE 8th International Conference on Power
Electronics and ECCE Asia, 2011, pp. 60–67.
[36] P. Cooke, “Modeling average current mode control,” in Proc. IEEE APEC, 2000, pp. 256–262.
43
